Design of a 0.97dB, 5.8GHz fully integrated CMOS low noise amplifier

Mingcan Cen¹, Shuxiang Song¹

¹ Guangxi Normal University, College of Electronic Engineering, Guangxi Guilin 541004
{ Mingcan Cen, Shuxiang Song } songshuxiang@mailbox.gxnu.edu.cn

Abstract. This paper presents a 5.8 GHz fully integrated CMOS low noise amplifier (LNA) with on chip spiral inductors for wireless applications. Simulation results show that the noise figure (NF) of the proposed LNA at 5.8 GHz central frequency is only 0.972 dB, which is perfectly close to NFmin while maintaining the other performances. The LNA also has a power consumption of 6.4 mW, a gain of 17.04 dB, and an input 1-dB compression point (IP₁dB) about -21.22 dBm while at 1.8V supply voltage. The proposed LNA topology is very suitable for IEEE 802.11a, 802.11n wireless applications.

Keywords: CMOS, low noise amplifier, noise figure, power consumption

1 Introduction

During the recent years radio frequency (RF) and microwave electronics have faced with the following major advances: the boom of telecommunications market; a rise in application frequency; the emergence of silicon-based processes in the microwave area [1]. Moreover, the widely application of the high-speed (up to 54Mb/s) wireless local area network (WLAN), which makes all kinds of portable wireless communication products have considerably developed and the demands for higher frequency band, faster transfer rates and wider bandwidth RFIC has also rose sharply in consumer electronics market. Some WLAN standards such as IEEE 802.11a (5-5.825GHz), IEEE 802.11n (2.4-2.485GHz and 5.725-5.825GHz) and U-NII (5.15-5.35GHz and 5.725-5.825GHz) require a transceiver with approximately 5.5GHz center frequency [2].

In millimetre-wave receiver design, the low-noise amplifier (LNA) is a critical building block that amplifies the received signal and contributes most of the noise figure of the whole receiver [3]. In order to replace the external off-chip LNAs with CMOS LNAs, the noise figure (NF) less than 1dB is required with lower consumption. Adding in progressively lower power dissipation constraints inherent to battery-powered portable applications, a primary challenge in LNA design is achieving simultaneous noise and input matching at any given amount of power dissipation. Moreover, the amplifier’s compression point requirement also imposes a limitation on the LNA transistor size, making the simultaneous noise and input match even more difficult to achieve in practice [4]. Therefore, many kinds of amplifier topologies have
been proposed as a way to satisfy the requirement for low power dissipation as well as good performances. In this paper, a 0.18 µm CMOS LNA simultaneously achieving input impedance and minimum noise matching, and excellent noise figure has been designed, which is suitable for IEEE 802.11a, 802.11n wireless applications.

2 Circuit design and analysis

2.1 Topology

Fig.1 (a) shows the traditional cascode structure with the inductive source degeneration. Its small signal equivalent circuit is shown in Fig.1 (b).

A capacitor $C_{es}$ is connected between gate-source of the input transistors $M_1$ to achieve noise and input match simultaneously [3]. This well-know structure is widely used due to its high gain and the increase in the output impedance, as well as better isolation between the input and output ports. The input impedance of this LNA can be equal to (1), in which the gate resistance and the total parasitic capacitances except gate-source capacitances are neglected to simplify the analysis.

$$Z_{in} = j\omega (L_x + L_s) + \frac{1}{j\omega (C_{gs1} + C_{es})} + \frac{g_{ms1}}{C_{gs1} + C_{es}} L_s \quad (1)$$
Where $C_{gs1}$ and $g_{m1}$ are the intrinsic gate-to-source capacitor and the transconductance of $M_1$, respectively. When the input impedance matching network composed by $L_g$, $L_s$, and $C_{cs}$ resonating at the operating frequency, the imaginary part of $Z_\text{in}$ is eliminated. The impedance becomes a pure real part and only relevant to $L_s$ and $C_{cs}$. Therefore, by adjusting $L_s$ and $C_{cs}$ can easily realize to real $50 \, \Omega$ resistance at the input of the LNA.

2.2 Noise analysis

![Fig.2. The small signal noise equivalent circuit of the input stage.](image)

Fig.2 is the simplified small signal noise equivalent circuit. Because the derivation of the complete noise figure equation (taking into the effect of all existing parasitics in the circuit) would be quite cumbersome, and the obtained results would not give an insight into how to choose design parameters such as the width and the biasing of the transistors. Therefore, if the noise contribution from the cascode stage is ignored, the noise factor of the cascode LNA becomes [5, 6]

\[
F = 1 + \frac{R_2}{R_1} + \frac{\gamma}{\alpha} \frac{Z_\text{in}}{R_1} \left( \frac{\alpha h_{21}^*}{\alpha h_{21}^*} \right)^2 \\
Z = 1 + \omega_0 \sqrt{\frac{\alpha h_{21}^*}{5\gamma} + \frac{\alpha h_{21}^*}{5\gamma} 6 + Q_\text{in}^*} \\
Q_\text{in} = \frac{1}{\omega_0 (c_{\mu1} + c_{\nu1}) R_1}
\]

Where $R_1$ is the input voltage source resistance, $R_2$ is the gate resistance of $M_1$, $\omega_0$ is the operating frequency, $\alpha$, $\delta_{\mu}$ and $\gamma$ are bias-dependant parameters. The inductive source degeneration is employed to make $Z_\text{in}^*$ close to $Z_{\text{opt}}^*$ as derived in Eq (5).
Where $Z_{opt}$ is the optimum noise impedance. Note that in equation 2 the second term shows the noise due to the gate resistance, which can be minimized by careful layout techniques, by increasing the number of fingers in the design we can effectively reduce this resistance. Therefore, the only term which is of our concern should be optimized is the third one. Based on the methodology in [3], simultaneous input impedance and noise matching at 5.8GHz frequency are achieved by appropriately selecting the values of $L_s$, $C_{ex}$, $L_s$ and the size and bias of the input transistor $M_1$.

Nevertheless, to reach simultaneously noise and power exactly matching at power constrained condition is a very difficult job in practice. Because that the LNA design involves trade-offs between noise-figure, gain, power dissipation, input matching, and harmonic content in the output signal. In this circuit, the capacitor $C_{ex}$ is a key component, which has a great effect on NF and the available power gain of the LNA. Too much $C_{ex}$ will lead to noise and gain deterioration due to the degradation of the cutoff frequency of the composite transistor ($f_c \approx \frac{g_{m} \cdot l \cdot (c_{ex} + c_{ss})}{g_{ex}}$). Fig.3 and Fig.4 show the relationship between the different capacitance $C_{ex}$ and NF and gain, respectively.

![Fig.3. The relationship between the capacitance $C_{ex}$ and the gain $S_{21}$](image-url)
Therefore, in this work, based on the traditional cascode structure as analysis above, we propose a LNA schematic as shown in Fig.5.

In this circuit L₁, C₄ are inserted between the cascade transistor M₁ and M₂ for inter-stage matching to improve the LNA gain and noise performance. Transistors M₃, M₄ are used to bias the LNA by mirroring the reference current to the transistor M₁. The value of the bias resistant Rₘ₃₄ is about 2~4kΩ, which can avoid the signal path disturbed by the biasing circuit and mitigate the effect of gate-source capacitance of the transistor M₃.

3 Simulation results and discussions

The LNA has been designed in a TSMC 0.18-μm RF technology with the help of
Cadence Spectre RF. The lengths of all the transistors adopt the minimum channel length 0.18µm to obtain a higher cutoff frequency. The main component parameters of the LNA are listed as follows: the overdrive voltage of M1 is 81mV, the gate-width of M1 and M2 are 134.9µm. Using a supply voltage of 1.8V, the designed LNA including the bias circuit draw only 3.56mA resulting in a power consumption of 6.4mW. This is relatively low for a 5.8 GHz CMOS differential LNA with a power gain greater than 17.04 dB. The complete simulations of the designed LNA are shown in Figs 6 to 9 and in Table 1.

Fig.6 shows the simulated scattering parameters of the LNA. In the operating frequency of 5.8GHz, a power gain $S_{21}$ of 17.04 dB is achieved. The input return and output return losses ($S_{11}$, $S_{22}$) of the LNA are -17.46 dB and -22.4dB at 5.8GHz, respectively. Reverse isolation is -28.3 dB; that good reverse isolation is due to utilizing cascade structure.

Fig.7 shows that the proposed LNA achieves a noise figure 0.9719 dB at the central frequency 5.8GHz, and with a NF ripple of ± 0.01 dB in the frequency range of 5.25-5.825GHz, which is excellent compared to recently reported designs. Note that, the NF of the LNA coincides with $NF_{min}$ =0.9506 dB very well at the frequency of 5.8 GHz. The results illustrate that the noise matching has met the requirement. Fig.8 shows the simulation result of the input 1-dB compression point (IP_{1dB}). An input sinusoidal signal with a frequency of 5.8 GHz is used. The value of IP_{1dB} is about -21.22 dBm.

Besides, it has been shown that stability factor $K_l>1$ (or $B_l>0$) alone is necessary and sufficient for a circuit to be unconditionally stable [7]. Fig. 9 shows the simulate stability factors $K_l$ and $B_l$ versus frequency characteristics of the LNA. The LNA meets the unconditional stability requirement over a range of 3–8 GHz.
Fig. 7. The simulation of noise figure.

Fig. 8. The simulation result of the input 1-dB compression point.

Fig. 9. Simulation result of the LNA stability.
Table 1 summarizes the performance of the proposed CMOS LNA compared to the recently reported literatures. As can be seen from table 1, the proposed LNA achieves a lower noise figure, a higher voltage gain and a smaller power dissipation compared to prior techniques listed. These results demonstrate that the proposed LNA is suitable for IEEE 802.11a, 802.11n wireless applications.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Tech.</th>
<th>Freq (GHz)</th>
<th>NF (dB)</th>
<th>Pdc (mW)</th>
<th>S21 (dB)</th>
<th>S11/S22 (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1]</td>
<td>0.35μm BiCMOS</td>
<td>5.8</td>
<td>3.0</td>
<td>3.8</td>
<td>12.1</td>
<td>20.7/9</td>
</tr>
<tr>
<td>[2]</td>
<td>0.18μm (CMOS)</td>
<td>5.5</td>
<td>3.12</td>
<td>3.0</td>
<td>20.63</td>
<td>29.5/25</td>
</tr>
<tr>
<td>[4]</td>
<td>0.18μm SOI</td>
<td>5.0</td>
<td>0.95</td>
<td>12.0</td>
<td>11.0</td>
<td>33/-</td>
</tr>
<tr>
<td>[8]</td>
<td>0.25μm (CMOS)</td>
<td>5.745</td>
<td>5.48</td>
<td>6.12</td>
<td>24.6</td>
<td>17.3/-5.3</td>
</tr>
<tr>
<td>[9]</td>
<td>0.18μm (CMOS)</td>
<td>5.8</td>
<td>2.0</td>
<td>16.0</td>
<td>14.1</td>
<td>10/-11</td>
</tr>
<tr>
<td>[10]</td>
<td>0.18μm BiCMOS</td>
<td>5.8</td>
<td>2.0</td>
<td>32.4</td>
<td>18.8</td>
<td>10/-10</td>
</tr>
<tr>
<td>This work</td>
<td>0.18μm (CMOS)</td>
<td>5.8</td>
<td>0.97</td>
<td>6.4</td>
<td>17.04</td>
<td>22.4</td>
</tr>
</tbody>
</table>

4 Conclusion

In this work, we present a 5.8GHz fully integrated LNA design and simulation using TSMC 0.18μm RF process. The cascade topology was chosen for this design as it offers higher power gain, better reverse isolation and reduces miller effect. Simulation results have shown that the proposed LNA circuit consumes only 6.4mW from a 1.8V supply voltage while achieving a power gain of 17.04 dB, an excellent noise figure 0.972dB at the operating frequency 5.8GHz. Considering the performance achieved, the proposed techniques demonstrate to be very suitable for the implementation of narrowband LNAs in wireless receivers.

Acknowledgments. This work was supported by the National Natural Science Foundation of China with project number No. 61061006.

References


