

# Efficient Word-Level Sequential Normal Basis Multiplier over $GF(2^m)$

Yong Suk Cho<sup>1</sup>, Jae Yeon Choi<sup>2,\*</sup>

<sup>1</sup> Department of Information & Communication Security, Young Dong University,  
Chung Buk, 370-701, Korea

yscho@yd.ac.kr

<sup>2</sup> Department of Information & Communication, Nam Seoul University,  
Chung Nam, 331-707, Korea

cjy@nsu.ac.kr

**Abstract.** In this paper, efficient word-level sequential finite field multiplier using normal basis over  $GF(2^m)$  is presented. The proposed architecture takes  $w$  clock cycles to compute the product bits, where the value for  $w, 1 \leq w \leq m$ , can be arbitrarily selected by the designer to set the trade-off between area and speed. The proposed architecture has significantly lower complexity and critical path delay in comparison to the previously proposed architectures.

**Keywords:** Finite field multiplier, Normal basis, Cryptography

## 1 Introduction

Finite fields are the most commonly used arithmetical structures in cryptography and coding. Many algorithms in cryptographic and coding applications are defined in terms of finite field arithmetic operations [1], [2]. The elliptic curve cryptosystems and the Diffie-Hellman key exchange algorithm are important examples of such cryptographic applications [3]. Also, common error control codes such as Reed-Solomon and BCH codes are based on finite field theory [4].

Addition and multiplication are two basic operations in the finite field  $GF(2^m)$ . Addition in  $GF(2^m)$  is easily realized using  $m$  two-input XOR gates while multiplication is costly in terms of gate count and time delay. The other operations of finite fields, such as exponentiation, division, and inversion can be performed by repeated multiplications. As a result, there is a need to have fast multiplication architecture with low complexity.

One important factor that could greatly affect computation performance is the basis in which finite field elements are represented. The most commonly used bases include polynomial basis (PB) or standard basis and normal basis (NB). PB probably is the most popular basis and is efficient in both software and hardware implementations. On the other hand, NB has a distinct feature that its squaring operation in a binary field is free. Therefore, NB is especially attractive when performing exponentiation, where squaring operations are extensively required.

A word level multiplier takes  $w$  clock cycles,  $1 \leq w \leq m$ , to finish one multiplication operation in a binary field of size  $m$ . The value of  $w$  can be selected by designer to set the trade off between area and speed. Decreasing the value

\*Corresponding Author

ISA 2013, ASTL Vol. 21, pp. 135- 138, 2013

© SERSC 2013

135

of  $w$  will result in faster and larger multipliers while increasing  $w$  will make smaller and slower multipliers.

In this paper, efficient word-level sequential normal basis multiplier over  $GF(2^m)$  is presented. The proposed multiplier divides the data into the same length of word, uses bit-serial multiplier inside the word, and processes the multiplications using word-parallel method. The proposed architecture has significantly lower complexity and critical path delay in comparison to the previously proposed architectures [5], [6].

The organization of this paper is as follows: Normal basis and bit-serial multiplication using this basis [7] are briefly reviewed in Section 2. In Section 3, efficient word-level sequential multiplier using normal basis is proposed. Finally some concluding remarks are given in Section 4.

## 2 The Bit-Serial Normal Basis Multiplier over $GF(2^m)$

Let field elements  $A, B \in GF(2^m)$  be represented w.r.t. the normal basis  $N$  as

$$A = a_{m-1}\beta^{2^{m-1}} + a_{m-2}\beta^{2^{m-2}} + \dots + a_0\beta, \quad a_i \in GF(2), \quad (1)$$

$$B = b_{m-1}\beta^{2^{m-1}} + b_{m-2}\beta^{2^{m-2}} + \dots + b_0\beta, \quad b_i \in GF(2), \quad (2)$$

respectively. Then the product  $A$  and  $B$  can be given by

$$\begin{aligned} C &= A \cdot B = A \cdot (b_{m-1}\beta^{2^{m-1}} + b_{m-2}\beta^{2^{m-2}} + \dots + b_0\beta) \\ &= b_{m-1}(A\beta^{2^{m-1}}) + b_{m-2}(A\beta^{2^{m-2}}) + \dots + b_0(A\beta) \\ &= b_{m-1}(A^{1/2^{m-1}}\beta)^{2^{m-1}} + b_{m-2}(A^{1/2^{m-2}}\beta)^{2^{m-2}} + \dots + b_0(A\beta). \end{aligned} \quad (3)$$


Also, (3) can be rewritten like the following

$$C = \left[ \dots \left[ \left[ b_{m-1}A^{1/2^{m-1}}\beta \right]^2 + b_{m-2}A^{1/2^{m-2}}\beta \right]^2 \dots \right]^2 + b_0A\beta. \quad (4)$$

In order to realize (4), the structure of Fig. 1 is proposed. In the Fig. 1, the thick line is the  $m$ -bit bus,  $\square$  is  $m$ -bit register,  $\oplus$  is 2-input XOR gates,  $\otimes$  is 2-input AND gates,  $\otimes$  is a constant multiplier that multiplies the element  $\beta$  of  $GF(2^m)$ . If the register  $U$  and  $V$  are initialized with two input elements respectively and the register  $Z$  is cleared, then we can verify that after the  $m$ -th clock cycle the register  $Z$  contains the product  $C = AB$ .

## 3 The word-level sequential normal basis multiplier

The bit-serial normal basis multiplier like the Fig. 1 requires  $m$  clock cycles to perform one operation. To speed up the process, one element in  $GF(2^m)$ ,  $B$  is divided into  $d$  ( $= \lceil m/w \rceil$ ) words of  $w$  bits as follows:


 Fig. 1. GF(2<sup>m</sup>) bit-serial normal basis multiplier

$$\begin{aligned}
 C = & A \cdot (b_{m-1}\beta^{2^{m-1}} + b_{m-2}\beta^{2^{m-2}} + \dots + b_{m-w}\beta^{2^{m-w}}) \\
 & + A \cdot (b_{m-w-1}\beta^{2^{m-w-1}} + b_{m-w-2}\beta^{2^{m-w-2}} + \dots + b_{m-2w}\beta^{2^{m-2w}}) \\
 & + \dots \\
 & + A \cdot (b_{m-(d-1)w-1}\beta^{2^{m-(d-1)w-1}} + \dots + b_1\beta^2 + b_0\beta)
 \end{aligned} \tag{5}$$

Then, (5) can be written as

$$\begin{aligned}
 C = & \left[ \dots \left[ [b_{m-1}A^{1/2^{w-1}}\beta^{2^{m-w}}]^2 + b_{m-2}A^{1/2^{w-2}}\beta^{2^{m-w}} \right]^2 \dots \right]^2 + b_{m-w}A\beta^{2^{m-w}} \\
 & + \left[ \dots \left[ [b_{m-w-1}A^{1/2^{w-1}}\beta^{2^{m-2w}}]^2 + \dots \right]^2 \dots \right]^2 + b_{m-2w}A\beta^{2^{m-2w}} \\
 & + \dots \\
 & + \left[ \dots \left[ [b_{m-(d-1)w-1}A^{1/2^{w-1}}\beta^{2^{m-dw}}]^2 + \dots \right]^2 \dots \right]^2 + b_0A\beta
 \end{aligned} \tag{6}$$

Based on (6), we now present a word-level sequential normal basis multiplier structure. The architecture is shown in Fig. 2.

## 4 Conclusion

In this paper, efficient word-level sequential normal basis multiplier is proposed. Unlike the bit-serial multipliers which require  $m$  clock cycles for the latency, the proposed multiplier has the latency of  $w$  ( $1 \leq w \leq m$ ) clock cycle. The word-level sequential multiplier is faster than bit-serial multipliers and has lower hardware area complexity than bit-parallel multipliers. Therefore, the most significant feature of

the proposed multiplier is a proper trade-off between hardware complexity and delay time.




Fig. 2. The proposed word-level sequential normal basis multiplier over  $GF(2^m)$

### References

1. Man Young Rhee,.: Error-Correcting Coding Theory, McGraw-Hill, (1989)
2. R. Lidl and H. Niederreiter,.: Introduction to Finite Fields and Their Applications, Cambridge Univ. Press, (1994)
3. D. Hankerson, A. Menezes, and S. Vanstone,.: Guide to Elliptic Curve Cryptography, Springer-Verlag, (2004)
4. S. B. Wicker and V. K. Bhargava, editors,.: Reed-Solomon Codes and Their Applications, IEEE Press, New York, NY, (1994)
5. A. Reyhani-Masoleh and M.A. Hasan,.: Low Complexity Word-Level Sequential Normal Basis Multipliers, IEEE Transactions on Computers, Vol.54, No.2, pp.98-110, February(2005)
6. A.H. Namin, H. Wu, and M. Ahmadi,.: Comb Architectures for Finite Field Multiplication in  $F_{2^m}$ , IEEE Transactions on Computers, Vol.56, No.7, pp.909-916, July (2007)
7. T. Beth and D. Gollmann,.: Algorithm Engineering for Public Key Algorithms, IEEE Journal on Selected Areas in Communications, Vol.7, No.4, pp.458-466, May (1989)