









6. B. Tasking, B. Hong, Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking, IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 16 (12) 2008, 1648-1656.
7. A. B. Marcovitz, Introduction to Logic Design, McGraw-Hill, New York, (2010).
8. R. Akeela and M. D. Wagh, A Five-input Majority Gate in Quantum-dot Cellular Automata, NSTI-NanoTech, 2011, 13-16.
9. K. Walus, T. J. Dysart, G. A. Jullien, A. R. Budiman, QCADesigner: A rapid design and simulation tool for Quantum-dot cellular automata, IEEE Trans. Nanotechnology, 3 (1) 2004, 26-31.
10. H. Cho, Adder and Multiplier Design in Quantum-Dot Cellular Automata, IEEE Transactions on Computer, 58(6), 2007, 721-727.